

Kindly ADD the following claims:

1 ³⁰
2 ~~--180.~~ An integrated circuit device comprising:
3 input receiver circuitry to sample an operation code synchronously
4 with respect to a first transition of the external clock signal;
5 output driver circuitry to output data in response to the
6 operation code specifying a read operation, wherein:
7 the output driver circuitry outputs a first portion of data
8 in response to a rising edge transition of the first external
9 clock signal; and
10 the output driver circuitry outputs a second portion of data
11 in response to a falling edge transition of the first external
12 clock signal.

1 ³¹
2 ~~181.~~ The integrated circuit device of claim ³⁰~~180~~ further including
3 a memory array having a plurality of memory cells.

1 ³²
2 ~~182.~~ The integrated circuit device of claim ³¹~~181~~ wherein the input
3 receiver circuitry receives address information synchronously with
4 respect to the external clock signal.

1 ³³
2 ~~183.~~ The integrated circuit device of claim ³²~~182~~ wherein the input
3 receiver circuit samples the address information synchronously with
4 respect to a second transition of the external clock signal.

1 ³⁴
2 ~~184.~~ The integrated circuit device of claim ³²~~182~~ wherein the
3 operation code and the address information are included in a packet.

1 ³⁵
185. The integrated circuit device of claim ³⁰~~180~~ further including
2 a clock alignment circuit to receive the external clock signal.

1 ³⁶
186. The integrated circuit device of claim ³⁵~~185~~ wherein the clock
2 alignment circuit generates an internal clock signal, and the output
3 driver circuitry outputs data in response to the internal clock signal.

1 ³⁷
187. The integrated circuit device of claim ³⁰~~180~~ wherein both the
2 rising and falling edge transitions of the first external clock signal
3 include voltage swings of less than one volt.

1 ³⁸
188. The integrated circuit device of claim ³⁰~~180~~ wherein the rising
2 edge transition of the first external clock signal and the falling edge
3 transition of the external clock signal transpire in one clock cycle of
4 the first external clock signal.

1 ³⁹
189. The integrated circuit device of claim ³⁰~~180~~ wherein the input
2 receiver circuitry receives block size information synchronously with
3 respect to the external clock signal, wherein the block size
4 information indicates an amount of data to be output by the output
5 driver circuitry.

1 ⁴⁰
190. The integrated circuit device of claim ³⁰~~180~~ wherein the input
2 receiver circuitry receives a value which is representative of a number
3 of clock cycles of the external clock to transpire before the output
4 drivers outputs data.